How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K
نویسندگان
چکیده
On-chip inductance extraction and analysis is becoming increasing critical. Inductance extraction can be difficult, cumbersome and impractical on large designs as inductance depends on the current return path — which is typically unknown prior to extracting and simulating the circuit model. In this paper, we propose a new circuit element, K, to model inductance effects, at the same time being easier to extract and analyze. K is defined as inverse of partial inductance matrix L, and has locality and sparsity normally associated with a capacitance matrix. We propose to capture inductance effects by directly extracting and simulating K, instead of partial inductance, leading to much more efficient procedure which is amenable to full chip extraction. This proposed approach has been verified through several simulation results.
منابع مشابه
On-Chip Inductance Extraction, Simulation and Modeling A THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY HAITIAN HU IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY
And have found that it is complete and satisfactory in all aspects, and that any and all revisions required by final examining committee have been made. Abstract As technologies shrink further, operating frequencies increase, and low-k dielectrics are introduced to diminish capacitive effects, on-chip inductance effects become more and more dominant in VLSI circuits. The accurate extraction, si...
متن کاملDelay and Power Expressions Characterizing a CMOS Inverter Driving an Load
On-chip parasitic inductance has become an important design issue in high speed integrated circuits. On-chip inductance may degrade on-chip signal quality, affect transmission delay, and cause additional short-circuit power dissipation. The effects of onchip inductance on the output voltage, propagation delay, and shortcircuit power of a CMOS inverter are presented in this paper. Analytic equat...
متن کاملDelay and power expressions characterizing a CMOS inverter driving an RLC load
On-chip parasitic inductance has become an important design issue in high speed integrated circuits. On-chip inductance may degrade on-chip signal quality, affect transmission delay, and cause additional short-circuit power dissipation. The effects of onchip inductance on the output voltage, propagation delay, and shortcircuit power of a CMOS inverter are presented in this paper. Analytic equat...
متن کاملEfficient PEEC-Based Inductance Extraction Using Circuit-Aware Techniques
Practical approaches for on-chip inductance extraction to obtain a sparse, stable and accurate inverse inductance matrix K are proposed. The novelty of our work is in using circuit characteristics to define the concept of resistance-dominant and inductancedominant lines. This notion is used to progressively refine a set of clusters that are inductively tightly-coupled. For reasonable designs, t...
متن کاملFast on-chip inductance simulation using a precorrected-FFT method
In this paper, a precorrected-FFT approach for fast and highly accurate simulation of circuits with on-chip inductance is proposed. This work is motivated by the fact that circuit analysis and optimization methods based on the partial element equivalent circuit (PEEC) model require the solution of a subproblem in which a dense inductance matrix must be multiplied by a given vector, an operation...
متن کامل